Internship on Digital Design using FPGA

#ieeeks #ieeesscs #sscs #sscskerala #sscskeralachapter

A 𝗵𝘆𝗯𝗿𝗶𝗱 𝗶𝗻𝘁𝗲𝗿𝗻𝘀𝗵𝗶𝗽 program offers in-depth, hands-on exposure to 𝗱𝗶𝗴𝗶𝘁𝗮𝗹 𝘀𝘆𝘀𝘁𝗲𝗺 𝗱𝗲𝘀𝗶𝗴𝗻 using 𝗙𝗣𝗚𝗔 𝗽𝗹𝗮𝘁𝗳𝗼𝗿𝗺𝘀, 𝗛𝗗𝗟 𝗺𝗼𝗱𝗲𝗹𝗶𝗻𝗴 𝘁𝗼 𝗵𝗮𝗿𝗱𝘄𝗮𝗿𝗲 𝗶𝗺𝗽𝗹𝗲𝗺𝗲𝗻𝘁𝗮𝘁𝗶𝗼𝗻 using 𝗫𝗶𝗹𝗶𝗻𝘅 𝗜𝗦𝗘 𝟭𝟰.𝟳 by 𝗜𝗘𝗘𝗘 𝗦𝗦𝗖𝗦 𝗞𝗘𝗥𝗔𝗟𝗔 𝗖𝗛𝗔𝗣𝗧𝗘𝗥 in collaboration with 𝗜𝗘𝗘𝗘 𝗦𝗦𝗖𝗦 𝗦𝗮𝗶𝗻𝘁𝗴𝗶𝘁𝘀.


𝗣𝗿𝗼𝗴𝗿𝗮𝗺 𝗯𝗲𝗻𝗲𝗳𝗶𝘁𝘀:
•Demonstrate proficiency in Hardware Description Language (Verilog) and the ISE toolchain
•Interface FPGA boards with real-world hardware components
•Design, develop, and deploy end-to-end digital systems on FPGA platforms

• Start time: 03 Jun 2025 03:30 AM UTC
• End time: 21 Jun 2025 11:00 AM UTC
• Add Event to Calendar
  iCal
  Google Calendar

If you are not a robot, please complete the ReCAPTCHA to display virtual attendance info.

• Saintgits College of Engineering, Kottayam
• Kottukulam Hills, Pathamuttom P.O
• Kottayam, Kerala
• India 686532

---

• Contact Event Host
• Mr.Adithya R Nair
  Student Representative
  IEEE SSCS KERALA CHAPTER 
  9567186915
• Co-sponsored by 𝗜𝗘𝗘𝗘 𝗦𝗦𝗖𝗦 SB 𝗦𝗮𝗶𝗻𝘁𝗴𝗶𝘁𝘀 College of Engineering, Kottayam, Kerala

• Starts 16 May 2025 06:30 PM UTC
• Ends 27 May 2025 06:30 PM UTC
• No Admission Charge

•